Abstract-Power converters are the basic unit for transient voltage fault ride through capability for most renewable distributed generators. When a transient fault happens, the grid voltage will drop suddenly, and probably, will also suffer a phasejump event also. State of the art voltage fault control techniques regulate the current injected during the grid fault. However, the beginning of the fault could be too fast for the inner currents control loops of the inverter, and transient over-current would be expected. In order to avoid excessive peak current of methods presented in the literature, a new fast peak current control technique is proposed. Controlling the peak current magnitude avoids undesirable disconnection of the distributed generator in a fault state and improves the life-expectancy of the converter. Experimental and simulation tests with high power converters provide detailed behaviour of the method with excellent results.
I. INTRODUCTION
Power is typically produced at a wide range of generation plants. Some years ago, for power renewable sources, it was desirable to switch off the source when a voltage fault occurred. Back then, disconnection of that power sources had little, if any, impact on the recovery capability of the electric power grid after a fault. Nowadays, a high penetration of renewable DGs [1] - [4] has toughened the grid connection Minimum Technical Requirements (MTRs) in regions like USA, South-Africa, and Europe [5] - [10] .
VRT capability requirement has been widely described in recent grid codes [5] - [10] . Table I points out some of the most popular MTRs for PV plants about VRT. First, a maximum allowed voltage profile is defined for voltage excursions. If the fault reaches the error profile, the inverter is allowed to disconnect. Then some requirements are imposed over the power generation during the voltage excursions in order to help the system stability. An injection This work was supported by GPTech Spain (www.greenpower.es) and the Electronics Engineering Department of the Seville University.
of reactive current (I q ) is always required, following a droop relationship or generating the maximum possible capacitive current. There are two choices for the active current (I d ) requirement: to follow the previous value to fault state; or to drop the reference to zero, but consumption is not allowed. Finally, a recovery time after the fault requirements could be needed also. Most recent grid codes are also including phasejump fault requirements [6] .
Worst scenarios cover the necessity to remain connected against 40
• phase-jumps, and 0.0p.u. low voltage excursions, for three-phase and mono-phase faults. A sudden occurrence of this type of fault could cause a peak in the converter output current. So these current peaks cause unit errors and disconnections, being a hazard to the unit safety.
Together with the operation mode and the imposed limits, response time is crucial in this kind of events whose durations are in the order of milliseconds. At the beginning of the fault, any delay could be critical, because the grid voltage could change very fast. There is a lot of research on power converters controllers during grid fault conditions [11] - [16] , but unfortunately there is not enough analysis about the uncontrolled beginning of the fault.
A new FPCC is proposed to help the converter control limiting over-current peak of the converter at the beginning of the fault. Consequently, hardware and software current protection could be avoided, improving the Minimum Technical Requirements (MTRs) compliance. Further, lower peak current reduces IGBTs degradation and unexpected disconnections from the grid of the power converters, so Mean Time Between Failures (MTBF) grows up.
This manuscript is organized as follows; Section II analyses in detail the proposed method theory. Sections III and IV show test results. Finally, conclusions are given in Section V.
II. FPCC METHOD

A. Power converter control strategy
Two level three-phase topology has been selected for the study. Industrial high-power grid-tie converters usually use single stage inverter topology, with a LC output filter [17] - [18] . Fig. 1 shows a classical DG converter control block scheme. The controller is divided into four layers. High level controller generates the appropriate references for the middle controller. Middle level controller reacts modifying the response in function of environments agents that could limit the inverter capability. Typically, special voltage sag control will be placed in this layer. Then, low level controller includes the inner current control loop that set the inverter control actions following the references. Finally, hardware level controller translates the control signals to the physical pulses of the converter.
The proposed FPCC will be improved with two individual actions. Gray boxes in Fig. 1 show where these actions take place. On the one hand, in the lower level, the duty cycle control signal is saturated with a theoretical current limit called Fast Predictive Peak Current Saturation (FPPCS) method. On the other hand, in the hardware level, delay of duty control 
B. FPPCS method
where V dc is the DC-Link voltage, V n is the grid voltage, D is the DG duty control signal in a range of [−1, 1], L is the inductive value of the filter value and I L is the current across the inductance. Since the controller is executed periodically at a fixed frequency F s , Eq. 1 could be discretized, and D would be given by Eq. 2:
Eq. 2 gives a relationship between I L time evolution, and the control signal value. Consequently, current measurement on next step control could be predicted. Imposing a control law restriction with a maximum current threshold I F P P CS , Eq. 3 set a theoretical maximum control signal:
where D maxR k , D maxS k and D maxT k are the maximum duty allowed control signals for the defined I F P P CS in each phase, and I R k , I S k and I T k are the measured currents of the three phases at the k instant.
C. DSRI method
Typically, Pulse Width Modulation (PWM) techniques update only their control signals in the valleys and peaks of the triangular carrier, T 0 and T 2 respectively (see Fig.  3 ), guaranteeing non-desirable firing, remaining constant the switching frequency, and avoiding extra power losses [20] . Fig. 3 shows a typical delay added in a power converter controller. If the control processor needs a computational time (T c ) since the last sampling time (T 0 ), then an additional delay of T m will be inserted before the action will be executed, because the control signal can only be updated in the peaks and the valleys. The proposed technique updates the control signal at T 1 with some restrictions. Then, only T c delay happens, and the peak current under faulty conditions will drop.
As an example, Fig. 4 shows all four possible cases in the up-slope PWM carrier semi-cycle, but similar cases could be exposed in the down-slope semi-cycle. On the one hand, during the up-slope, if previous control signal (D 0 ) is greater than the triangular carrier value at T 1 , no extra transition is guaranteed and the new control signal (D 1 ) could be updated without any additional switching in the semi-cycle (cases c and d in Fig. 4 ). On the other hand, if D 0 is lower than the triangular carrier at T 1 , at least three transitions may occur if D 1 is set at T 1 : the first one belongs to D 0 level; a second transition happens at T 1 ; and a third transition will happen at D 1 level. Consequently, control signal will be updated in the next valley or peak to avoid extra-switching (case a in Following the same steps, during the down-slope cycle of the modulation signal, if D 0 is lower than the modulation value at T 1 , control signal could be updated without any change in the switching frequency.
Fortunately, not all cases are relevant with respect current faults. So a study could be made to determine the effectiveness of the improvement in these special cases. There are two fault conditions: A positive and a negative over-current peak. From here, the up-slope case will be analysed, but a similar reasoning could be done for the down-slope semi-cycle.
According to Eq. 2 at instant k=1, the worst over-current peak (I L0 ) would happen if the current peak fault was add up over the maximum current value modulated. Consequently, D 0 is expected to be positive and big enough. In addition, if a dangerous peak current happened, the controller would have to drop I L to a safety region. According to Eq. 2, to take down I L1 , D 1 will be very low. Therefore, if a positive over-current peak happens, case c of Fig. 4 is expected. As previously mentioned, this is one of the allowed cases to refresh the control signal, so the over-current peak will be reduced.
A similar reasoning could be made with a negative overcurrent fault. On the one hand, now D 0 is expected to be negative big enough. On the other hand, from Eq. 2 D 1 expected value will be very high. Consequently, if a negative over-current peak happens, case a or d of Fig. 4 are expected. If case d happens, the control signal will be updated and the over-current peak will be reduced. Unfortunately, if case a happens, the method will not act in this semi-cycle. Fig. 4 points out that T c influences the effectiveness of the method. If we forced T c to zero, all control steps will be in the c and d cases, so it is important to have a small delay T c to short the measured peak current in most situations.
Finally, one more action could be performed to reduce the over-current peak. A fault happened in semi-cycle k will be measured at the beginning of the next semi-cycle k + 1, and the control action will be placed at T 1 in best case, or in the beginning of k + 2 in the worst case. So the maximum delay could be 2T s or T s + T c .
If T c is relatively short, a new control step could be done at the middle of the semi-cycle. This control signal will be applied with the same rules than the others, so in a general way, it will be placed at the final of the semi-cycle. In this case, if a fault happens at the middle of the semi-cycle k , it will be measured at the beginning of the next control step k + 1, and the control action will be placed at T 1 in best case, or in the beginning of k + 2 in the worst case. So the maximum delay could be T s or 0.5 · T s + T c . Assuming V L constant in a short period of time during the fault condition,
where ΔI L is the expected increment on the peak current induced by the fault, and T delay is the time necessary to control the fault. So, according to Eq. 4 the peak current will be reduced in,
= 0.75p.u.
where P I is the proportion of the peak current reduced with the improvement (between 50 and 75%).
III. SIMULATIONS
A high power industrial PV solar inverter has been modelled to test FPCC. However, similar results could be obtained with other applications. Simulations had been performed with electric transient power tool EMTDC/PSCAD. The parameters used in simulation are summarized as follows:
• Solar inverter active power: P DG = 500kW
• Solar panel field:
• Over-current Software Protection: SP = 1.3p.u./0.1ms
• Over-current Hardware Protection: HP = 1.4p.u.
• Nominal output current: I n = 1202A
• FPPCS limit: I F P P CS = 1.05p.u.
• Converter current control: kp D = 0.05, ki D = 5, kp Q = 0.05, ki Q = 5. • Delay control time: T c = 0.6p.u.
• PWM frequency:
Two types of faults have been analysed at full power. The worst cases described in the international legislation [5] - [10] have been selected. The system will be tested against symmetric and asymmetric voltages sags and phase-jumps faults. • three-phase jump disturbance and a 0.0p.u. threephase dip voltage, respectively, fired at 0.00s. For both figures, plot (a) shows transient behaviour of one phase voltage (V g ). Fig. 6 (b) shows the phase (θ) transient to 45
• , and Fig. 7 (b) the voltage module (m) transient to 0.0p.u., during the fault. Cases c to e show two curves each one, solid line curve represents the evolution of the system with a Classical Approach (CA), and dash line curve represents the evolution of the system with FPCC. Cases c to e show the duty signal control (D), the stack output current (I L ), and the converter output current (I out ), respectively. Notice that SP and HP threshold are pointed out over case d, and how with the FPCC active the threshold is not reached. As a result, the unit remains connected. I out peak is reduced too, but additional remaining peaks appear in the converter output due to the line capacitor filter.
However, results may differ depending the triggering time of the fault. To cope with this effect all cases have been repeated ten times, firing the fault at different instants to look for the worst case. Table II shows a comparative of several phase-jumps and voltage sags. Several values have been tested for both, the mono-phase and the three-phase cases. In every cell, values at left are for I L , and values at right for I out . In order to quantize the weight of each improvement in the overall result three cases are considered in the study: CA method, only FPPCS algorithm, and complete FPCC technique. Table II shows FPCC over-currents about 0.4p.u. lower than CA method, and helps to remain in the range of operation of the converter (SP at 1.3p.u.). The table also shows results about the influence of every part of the method.
IV. EXPERIMENTAL TEST RESULTS.
FPCC results had been verified experimentally with a real high power testbench. Fig. 8 shows a diagram (a) and a photo (b) of the testbench used for the experiments. The utility grid was emulated with an electronic power converter generator in order to perform controlled faults. Device Under Test (DUT) selected was a three-phase two-level grid-tied inverter DG for PV applications. PV panels were emulated with a controlled rectifier that provided a suitable DC voltage input for both, the DG and the electronic generator. DG setpoint test conditions were set equal to the simulations.
The same voltage sags and phase-jumps of simulation tests have been selected, in accordance with fault descriptions of main international legislation [5] - [10] . All tests have been repeated five times to ensure results with different triggering conditions, and the tests were performed with CA, only FPPCS and FPCC complete improvement to compare the results. Repeating simulation tests, Fig. 9 and 10 show the transient power converter response against a 45
• three-phase jump disturbance and a 0.00p.u. three-phase dip voltage, respectively, fired at 0.00s. Finally, all tests have been repeated ten times, and worst results are showed in Table III . Three cases are considered in the study: CA, only FPPCS and FPCC complete methods. Again, simulation results are validated, and experimental peak current working under faulty conditions is greatly reduced with FPCC.
V. CONCLUSIONS
The proposed FPCC highly reduces the peak currents detected by the converters of DGs. The method theory has been analysed in detail, and results verify the effectiveness of the method via simulation. Also, an experimental validation with an industrial high power solar power converter has been performed with excellent results.
The main advantages of FPCC are resumed in next paragraphs:
• Peak current has been reduced between 0.4 and 0.7p.u. for worst cases. • The method helps to comply international MTRs.
• The method prevents the unit to trip by over-current, reducing production losses and helping the grid recovery from the fault.
• Reducing peak currents leads to prevent unit damage. Consequently, the MTBF of the units is longer.
• The method does not need any additional hardware, so is very cheap and easy to implement in existing units.
